





## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Viginia 22313-1450 www.uspto.gov

APPLICATION NO.	PLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/648,095		08/25/2000	Akella V.S. Satya	KLA1P016F	4627	
22434	7590	06/25/2003	•			
BEYER W	EAVER &	& THOMAS LLP	EXAMINER			
P.O. BOX 7 BERKELEY		704-0778	VU, QUANG D			
				ART UNIT	PAPER NUMBER	
				2811		
				DATE MAILED: 06/25/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
Advisory Action	09/648,095	SATYA ET AL.		
	Examiner	Art Unit		
	Quang D Vu			
The MAILING DATE of this communication ap	pears on the cover sheet	ZOTT		
b) The period for reply expires on: (1) the mailing date of this no event, however, will the statutory period for reply expire ONLY CHECK THIS BOX WHEN THE FIRST REPLY WA 706.07(f).  Extensions of time may be obtained under 37 CFR 1.136(a). The fee have been filed is the date for purposes of determining the period of fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of (2) as set forth in (b) above, if checked. Any reply received by the Official timely filed, may reduce any earned patent term adjustment. See 37 CT 1. A Notice of Appeal was filed on Appellant's 37 CFR 1.192(a), or any extension thereof (37 CFR 2. The proposed amendment(s) will not be entered be (a) they raise new issues that would require further (b) they are not deemed to place the application in issues for appeal; and/or (d) they are not deemed to place the application in NOTE:  3. Applicant's reply has overcome the following rejection in the canceling the non-allowable claim(s).	APPLICATION IN CONDI- avoid abandonment of thi 1) a timely filed amendment al (with appeal fee); or (3.  EPLY [check either a) or te of the final rejection.  Advisory Action, or (2) the date later than SIX MONTHS from to SFILED WITHIN TWO MONTH  e date on which the petition und of extension and the correspond the shortened statutory period ce later than three months after CFR 1.704(b).  Brief must be filed within R 1.191(d)), to avoid dism excause: Fr consideration and/or se telow);  better form for appeal by  g a corresponding number  on(s):  ———————————————————————————————————	TION FOR ALLOWANCE is application. A proper resent which places the application at timely filed Request for the final rejection, where mailing date of the final rejection is of the Final rejection. By OF THE FINAL REJECTION or 37 CFR 1.136(a) and the appling amount of the fee. The application of the final rejection in the mailing date of the final rejection in the period set forth in issal of the appeal.  The period set forth in issal of the appeal.  The period set forth in issal of the appeal.  The period set forth in its appeal.	ply to a cation in r Continued whichever is lateration. See MPEP propriate extension propriate extension office action; dection, even if extension of the cation of the ca	
I ne affidavit or exhibit will NOT be considered becau	se it is not directed SOLE	ELY to issues which were	n ovelv	
Pror purposes of Appeal, the proposed amendment(s) explanation of how the new or amended claims would The status of the claim(s) is (or will be) as follows:  Claim(s) allowed:  Claim(s) objected to:  Claim(s) rejected: 7.54-60 and 107.  Claim(s) withdrawn from considerations.	a)  will not be entered d be rejected is provided	or b), " will be entered and below or appended.	d an	
The proposed drawing as a second drawing drawing as a second drawing d	•			
The proposed drawing correction filed on is a)  Note the attached Information Disclosure Statement(s)  Other:	] approved or b)囗 disa )( PTO-1449) Paper No(s	approved by the Examiner	. 4	
		Stoven Loke Princip Chariner  Here John	•	



Continuation of 5. does NOT place the application in condition for allowance because: Claims 7, 54 and 107 are rejected under 35 U.S.C. 112, first paragraph for the reason in record paper #11. Claim 58 is objected under specification for the reason in record paper #11.

It is argued, in page 2 of the remarks, that the specification discloses dummy fillings can be fabricated as contacts between a metal layer under test and the substrate and a defect is detected when a contact is open since it appears dark as compared with a coupled contact which appears light (i.e, emits secondary electrons). This argument is not convincing because the specification only discloses the dummy fillings can be fabricated to prevent defects caused by CMP polishing on page 44.

It is argued, in page 2 of the remarks, that the voltage contrast testing of such of structure is described in detail at page 32, 2<sup>nd</sup> paragraph through page 33, 2<sup>nd</sup> paragraph with respect to fig. 7a. This argument is not convincing because fig. 7a belongs to the other embodiment.

It is argued, in page 3 of the remarks, that the specification teaches determining whether one or more empty spaces that are positioned outside the first areas require dummy fillings to facilitate an even polishing of a surface of the semiconductor die during CMP polishing on page 44, 3'd paragraph. This argument is not convincing because the specification only discloses "after the test chip is initially designed, it may be determined whether empty space requires dummy fillings to prevent defects caused by CMP polishing" on page 44. The specification also never discloses the empty spaces that are positioned outside the first areas require dummy fillings to facilitate an even polishing of a surface of the semiconductor die during CMP polishing.

It is argued, in page 3 of the remarks, that the specification discloses the dummy filling coupled to the test structure. This argument is not convincing because the specification never discloses the dummy filling coupled to the test structure.

It is argued, in page 4 of the remarks, that the testing of such a structure is fully discribed at page 32, 2<sup>nd</sup> paragraph through page 33, 2<sup>nd</sup> paragraph with respect to fig. 7a. This argument is not convincing because fig. 7a belongs to the other embodiment. The specification never discloses a first test structure and a second test structure, wherein the first test structure is coupled with the substrate of the semiconductor die and the second test structure is not and wherein at least one of the dummy fillings is coupled to the first test structure and at least one of the dummy filling is coupled to the second test structure; performing voltage contrast inspection on the first and second test structures to detect a defect within the first and second test structure, wherein a defect is detected when the first test structure differs from a voltage potential of the second test structure.

It is argued, in page 4 of the remarks, that the specification discloses all the claimed limitation in claim 54. This argument is not convincing because the specification never discloses one or more empty spaces that are positioned outside the first areas require dummy fillings to facilitate an even polishing of a surface of the semiconductor die during CMP polishing. The specification only discloses the empty space requires dummy fillings to prevent defects caused by CMP polishing.